CHARGE-COUPLED DEVICES FOR ANALOG SIGNAL PROCESSING -A CIRCUIT STUDY

Maxwell Douglas Biddle

DUDLEY KNOX LIBRARY NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA 93940

NAVAL POSTGRADUATE SCHOOL

Monterey, California



THESIS

CHARGE-COUPLED DEVICES
FOR ANALOG SIGNAL PROCESSING -A CIRCUIT STUDY

bу

Maxwell Douglas Biddle, Jr.

Thesis Advisor:

Tien Fan Tao

Approved for public release; distribution unlimited.

March 1976



REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
I. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle)		5. TYPE OF REPORT & PERIOD COVERED
Charge-Coupled Devices for Analog Processing A Curcuit Study	Signal	Master's Thesis; March 1976
		6. PERFORMING ORG. REPORT NUMBER
Maxwell Douglas Biddle, Jr.		8. CONTRACT OR GRANT NUMBER(a)
Naval Postgraduate School Monterey, California 93940		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
Naval Postgraduate School		March 1976
Monterey, California 93940		13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office)		15. SECURITY CLASS. (of this report)
Naval Postgraduate School		
Monterey, CAlifornia 93940		Unclassified
		154. DECLASSIFICATION/DOWNGRADING SCHEDULE

16. DISTRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited

- 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)
- 18. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Charge-coupled device, analog shift register, delay line, variable

20. ABSTRACT (Continue on reverse side if necessary and identify by block member)

The operation of a two-phase charge-coupled shift register is discussed and analyzed. A parametric study for simultaneous operation with more than one input signal is presented. The output circuit is analyzed for its contribution to non-linearity. An analog signal processing linear model of the charge-coupled device is proposed.



Charge-Coupled Devices for Analog Signal Processing - a Circuit Study

bу

Maxwell Douglas Biddle, Jr. Lieutenant Commander, United States Navy B. Ch. E., University of Louisville, 1959

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL March 197**6**



ABSTRACT

The operation of a two-phase charge-coupled shift register is discussed and analyzed. A parametric study for simultaneous operation with more than one input signal is presented. The output circuit is analyzed for its contribution to non-linearity. An analog signal processing linear model of the charge-coupled device is proposed.



TABLE OF CONTENTS

I.	INTE	RODUCTION	9
	Α.	CHARGE-COUPLED SEMICONDUCTOR DEVICES	9
		1. Multi-Phase Charge-Coupled Devices	10
		2. Two-Phase Operation	10
	В.	ANALOG SIGNAL PROCESSING APPLICATIONS	11
		1. Transversal Filters	11
		2. Recursive Filters	12
		3. Variable Delay Lines	12
II.	NAT	TURE OF PROBLEM	13
	Α.	SAMPLED NATURE OF THE OUTPUT	13
	В.	ESTABLISHMENT OF THE OPERATING POINT	14
	C.	TWO-PORT MODEL	15
	D.	OUTPUT LINEARITY	15
III.	TV	VO-PHASE CHARGE-COUPLED SHIFT REGISTER	16
	Α.	TYPES OF TWO-PHASE CCD'S	16
	В.	DESCRIPTION OF EXPERIMENTAL DEVICE	17
	C.	OPERATION OF THE EXPERIMENTAL DEVICE	20
		1. Charge-Transfer Operations	20
		2. Signal Input to Experimental Device	24
		3. Output Circuit Used in the Study	25
IV.	EXI	PERIMENTAL PROCEDURES	29
	Α.	TO ACCOMPLISH CHARGE TRANSFER	29
	В.	TO ESTABLISH LINEAR SIGNAL TRANSFER	31
	C.	TO DETERMINE DEVICE GAIN	33



	D.	TO	DETERMINE CIRCUIT MODEL PARAMETERS
	E.	TO	ESTABLISH LINEAR OPERATING REGIONS
	F.	TO	DETERMINE CHARACTERISTICS OF THE OUTPUT MOSFET38
٧.	PRES	SENT	ATION OF DATA41
	Α.	DC	GAIN MEASUREMENTS41
	В.	LIN	EAR REGIONS43
	C.	AC	GAIN CONFIRMATION46
	D.	OUT	PUT CIRCUIT ANALYSIS48
		1.	Data Curve Fitting49
		2.	Output MOSFET Characteristics52
		3.	Output Diode Effects54
		4.	Input to the Source Follower61
		5.	Output of the Source Follower63
	E.	LIN	EAR MODEL67
VI.	CON	NCLU	SIONS70
APPE	ENDIX	ΚA	Tabulations of Computer Output71
APPE	ENDIX	ζВ	Program to Solve the Initial Value Problem79
APPE	ENDIX	K C	Modified Initial Value Problem Solution82 Program
APPE	ENDIX	K D	Program to Fit a Curve Through a Set85 of Data by the Method of Least Squares
APPE	ENDIX	ΚE	Program to Evaluate the Output of89 a MOSFET Source Follower
BIBI	JIOGF	RAPH	Y91
INIT	TIAL	DIS	TRIBUTION92



LIST OF FIGURES

1.	Typical Input-Output Signals14
2.	Types of Two-Phase Charge-Coupled Structures16
3.	Cross-Sectional View and Plan of
4.	Charge-Transfer Operation of the 2-Phase CCD22
5.	Charge Input Operation
6.	Output Circuit
7.	Experimental Circuit Diagram30
8.	Typical Processing Waveforms32
9.	MOSFET Test Setup
10.	MOSFET Saturation Characteristics40
11.	Output Current Pulse Amplitude as a
12.	Locus of Linear Operation as a Function
13.	Locus of Linear Operation as a Function
14.	Small Signal AC Gain as a Function of
15.	Output Circuit48
16.	Typical Output MOSFET Drain Characteristics55
17.	Equivalent Circuit Seen by the Output Diode57
18.	Output Diode Response to a Step Function Input60
19.	Peak Diode Output Voltage as a Function



20.	Simplified Output Circuit65	
21.	Peak System Output as a Function of	
22.	Small Signal Linear Model of CCD69	



I. INTRODUCTION

Charge-coupled semiconductor devices (CCD's) were invented in 1970 at the Bell Laboratories [Ref. 1]. Since their invention and initial experimental investigation, they have held forth promise of low noise, high dynamic range, analog delay lines. Great effort has been successfully expended to develop charge-coupled devices into self-scanned solid-state image sensors. The devices are held to be attractive for analog and digital signal processing and digital memory. The simpler fabrication of charge-coupled as opposed to Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or bipolar transistor technologies promises increased production yields to manufacturers. The net result is a quickening interest in charge-coupled devices for signal processing.

A. CHARGE-COUPLED SEMICONDUCTOR DEVICES

Charge-coupled semiconductor devices consist of closely spaced MOS capacitors pulsed into deep depletion by the clock phase voltages. For times much shorter than that required to form an inversion layer of minority carriers by thermal generation, potential wells will be formed at the silicon surface. The minority carrier charge representing the information will be stored or confined in these potential wells. The propagation of the information is accomplished by clock pulses applied to the electrodes of the successive MOS capac-



itors (i.e., charge-coupled elements), resulting in motion or spilling of charges from the potential wells that become shallower to the potential wells that become deeper. Such propagation of signal into successive minima of the surface potential produces a shift register for analog signals having signal transfer efficiency approaching unity. Such analog shift registers may be used for various signal processing applications such as electronically variable delays or self-scanning photosensor arrays.

1. Multi-Phase Charge-Coupled Devices

If the charge-coupled structures are formed with symmetrical potential wells, at least three phases are required to determine the direction of the signal flow. The use of more than three phases may be dictated by either the construction design symmetry, as in the case of a four-phase silicon gate overlapped by aluminum structures, or special signal coding schemes in which more than one bit may be propagated in one clock cycle. One important feature of the three-phase system is that it may be used for a bidirectional charge-coupled channel in which the flow of information may be reversed by reversing the timing of two of the three phase clocks.

2. <u>Two-Phase Operation</u>

Two-phase operation requires that the charge-coupled structures be formed so that the potential wells induced by the phase voltage pulses are deeper in the direction of the



signal flow. In this case, as one phase voltage is lowered, the resulting potential barriers force a unidirectional signal flow. It should be noted that a one-clock operation can also be obtained in a two-phase charge-coupled shift register if a proper dc voltage is applied to one of the phases [Ref. 2]. Furthermore, a true single-phase or a uniphase charge-coupled structure [Ref. 3] can be formed by replacing the dc-biased phase with a structure involving a fixed charge in the oxide.

B. ANALOG SIGNAL PROCESSING APPLICATIONS

Greatly overshadowed, until recently, by imager development, analog signal processing is a fertile area for charge-coupled devices. Electronically variable analog delay lines, correlators, transversal filters and recursive filters are among the possibilities. It is assumed in all of these applications that the process is linear, that the technique of superposition applies to the input-output relationships. It is this assumption, or at least the linearity of charge-coupled devices, that is examined in this study.

1. Transversal Filters

Filters using the variable delay function of the charge-coupled device without employing signal feedback are classified as transversal filters. These filters are characterized by a finite memory and little or no phase distortion. Sharp cutoff in such a filter can only be achieved with a large number of terms, or delays, requiring many delay units to be fabricated. Such filters inherently require big charge-



coupled device arrays.

2. Recursive Filters

Recursive filters employ negative feedback of the output of the circuit to the input. Such filters enjoy infinite memory and use fewer terms than do transversal filters. The economy of terms, and hence delay lines, usually results in poor phase characteristics. It is simpler to obtain sharp cutoff using recursive techniques than with transversal. This represents an economy in charge-coupled structures required.

3. Variable Delay Lines

Since the charge-coupled device moves signals along the surface of a channel beneath clocking gates, it is the frequency of the clocking signal and the number of charge-coupled elements that determine the delay to which a signal is subjected. Variation of the clocking frequency can be easily achieved. Such variation permits simple electronic control of the delay provided by the device. Use of low clocking frequencies provides the capability for small long time delay units, as well as providing a fine tuning capability.



II. NATURE OF PROBLEM


The principle of superposition is so pervasive in the area of analog signal processing that nearly all circuit design and analysis is dependent upon the linear nature of the components used. Specifically, in the design of both transversal and recursive filters, the process is assumed to be linear as a fundamental concept. In analog signal processing, it is vital that the charge-coupled device be operated in such a manner that the assumption of linearity be valid. How to assure linear operation is the nature of the problem.

A. SAMPLED NATURE OF THE OUTPUT

In charge-coupled devices, an output signal is only available when the clock phases have moved a quantity of charge to the output of the device. This quantity of charge may be proportional to an input signal level present at the input of the device at a time in the past equal to the number of charge-coupled structures divided by twice the clocking frequency. The output of the device appears as a sampled version of the input waveform delayed in time as shown in Figure 1. The sample rate and the delay time are set by the clock frequency. While a sampled output signal can hardly be considered linear; provided that the clock frequency is high relative to the signal frequency, the linear nature may be easily provided by the use of a sample and hold circuit, or



in some cases by a low pass filter.



B. ESTABLISHMENT OF THE OPERATING POINT

The experimental devices used in this study required the setting of ten variables for operation. In most cases, these variables were tuned for operation only. The establishment of an operating point for linear operation was primarily a function of the dc-bias levels placed on the input ports of the device. The absolute level of these biases was effected by some of the other parameters, but the relative value of one to the others established the linear region desired. An extensive part of this study was the determination of the bias levels necessary for linear operation.



C. TWO-PORT MODEL

When electronic devices are operated so that non-linear distortion is small, they can be approximated by linear equations and circuit elements. In such cases, all the procedures of linear circuit analysis may be applied and complex circuits may be analyzed with a minimum of effort. Such an approximation is a linear model or equivalent circuit of the device. This model can be used to determine the effect of the electronic device on an external circuit. It is important to realize that a model does not represent the actual internal behavior of the device. Most active devices used in electronic circuits may be modeled as a two-port linear system. It is reasonable to assume that a charge-coupled device may also be so modeled.

D. OUTPUT LINEARITY


The representation of the signal by a quantity of charge in a potential well within the semiconductor produces a high impedance sensing problem. The output circuitry must provide for sensing the quantity of charge on each sampling by the clock phase, provide power to the succeeding circuits without diminishing the signal charge, and finally, it must discard the remnants of the signal charge after sampling. If the device is to be linear, then this output circuit must also be linear.



III. TWO-PHASE CHARGE-COUPLED SHIFT REGISTER

A. TYPES OF TWO-PHASE CCD'S

The charge-coupled devices initially described by
Boyle and Smith [Ref. 1] require three or more phase clocks
to obtain directionality of signal flow. However, for
most applications, high packing density and better performance may be achieved with two-phase charge-coupled
structures. As illustrated in Figure 2, the asymmetrical
potential wells or barriers in the surface potential,
needed to provide directionality of the information flow
for the two-phase operation can be achieved by incorporating into the charge-coupled structures one of the fol-





lowing features:

- 1. two thicknesses of the channel oxide,
- dc offset voltage between two adjacent gates powered by the same phase voltage,
- 3. two levels of fixed charge in the channel oxide, or
- ion-implanted barriers.

The first three of the above two-phase charge-coupled shift registers can be conveniently implemented by self-aligned, closely spaced structures in the form of polysilicon gates overlapped by aluminum gates [Ref. 4]. In the experimental part of this study, a charge-coupled device of the first type above was used. Described in this section in greater detail, it was a two-phase CCD with two thicknesses of channel oxide using polysilicon and aluminum gates.

B. DESCRIPTION OF EXPERIMENTAL DEVICE


The device used in this study was fabricated by TRW, Incorporated, for the purpose of experimental studies. The substrate used was 1.5 ohm-cm., n-type silicon with <111> orientation. Construction of the device is illustrated in cross-section with a plan view of the final metallization in Figure 3. Six p⁺-diffusions were inserted to act as input and output diodes, and as the source and drain diffusions for two output circuit MOSFETs. Thermally grown silicon dioxide, SiO₂, was grown to approximately 1000 Angstrom (Å) to act as channel oxide. Polysilicon film was deposited and defined into the polysilicon gates. A second layer of silicon




dioxide was thermally grown for the aluminum gates to a total thickness of 3000 Å. The device structure was completed by opening contacts through the silicon dioxide to the p⁺-diffusions and the polysilicon gates. A final metallization of aluminum was deposited and defined into gates, contact lands and leads. The entire structure was approximately 33 mils long by 14 mils wide. The shift register input gates consisted of two aluminum gates and a polysilicon gate, each 0.5 mils long by 2.0 mils wide, and a polysilicon gate, 1.5 mils long by 2.0 mils wide. The channel gates were each 0.5 mils long by 2.0 mils wide, resulting in a channel length of 2.0 mils per shift register stage. The output gate was 0.5 mils long by 2.0 mils wide. The two MOSFETs were 0.6 mils long by 0.4 mils wide.

As shown in Figure 3, the device had an input stage consisting of the source or input diode, D-1, the input gates, G-1, G-2, G-3 and G-4. Separate electrical access had also been provided to the polysilicon and aluminum electrodes of each phase; i.e., ϕ -1 (polysilicon), ϕ -1 (aluminum), ϕ -2 (polysilicon), and ϕ -2 (aluminum). The output was sensed as a current flow out of the source diffusion or output diode, D-0. The output gate, G-0, provided a means of setting the surface potential in the vicinity of the output diode. Two MOSFETs were diffused onto the substrate, with one having its gate and drain available for connection, G-5 and D-5. The other MOSFET had its drain and source available as D-6 and S-6. The second MOSFET gate, the source of the other







MOSFET and the output diode were connected together on the substrate, but were not available off the substrate for external connection.

The device was mounted in a forty lead flat pack, but was not sealed or protected against the environment.

C. OPERATION OF THE EXPERIMENTAL DEVICE

The experimental device used in this study was a twophase charge-coupled shift register employing two thicknesses
of channel oxide to achieve the asymmetrical potential wells
necessary for signal flow.

1. Charge-Transfer Operations

Assuming essentially zero fixed charge in the channel oxide, substrates with relatively large doping concentrations are required to obtain a substantial difference between the surface potential under the polysilicon gates and the potential under the aluminum gates powered by the same phase volt-It has been found [Ref. 5] that the potential barrier formed under the aluminum gate with respect to the surface potential under the polysilicon gate of the same phase is not constant as the phase voltage changes. The maximum amount of charge signal that can be stored and transferred depends in some degree on the frequency and the waveshapes of the phase voltages. These waveshapes may be symetrical with equal rise time and fall time, nonoverlapping, or overlapping. the overlapping case, the transfer of charge is preceded by the condition in which both phase voltages are minimum. it is assumed that the signal charge is originally contained




in the potential well beneath the phase-one gate, then as the phase voltage, V_{ϕ_1} is changed from V_{ϕ_1} = -23 volts to V_{ϕ_1} = -13 volts, the surface potential under the phase-one gate is raised to a higher value, the charge signal is transferred to the potential well under the phase-two gate. This mode of operation for two-phase charge-coupled devices may be referred to as the "complete charge-transfer" mode.

The experimental device used in this study was operated in the complete charge-transfer mode using overlapping wave-shapes with near equal rise and fall times for the two phase voltages. This complete charge-transfer mode of operation is illustrated in Figure 4 by two profiles of the surface potential. In this case, at time t_1 , the charge signal is accumulating in the potential wells under the phase-two gates; and in the second half-cycle, at time t_2 , the charge signal will be transferred to the potential wells under the phase-one gates.

Another mode of operation of two-phase charge-coupled devices can be achieved if the surface potential under the aluminum gates is maintained high enough in all cases so that the potential wells under the polysilicon gates can never be completely emptied. In other words, the surface potential under the polysilicon gates powered by the minimum phase voltage is lower than the surface potential under the aluminum gates powered by the maximum phase voltage. This mode of operation may be considered the "bias charge" or "bucket-brigade" mode. A bias charge, or background charge will







always be present under all the polysilicon gates in this mode. In steady-state operation, the bias charge will be maintained by thermal generation.

The transition from the complete charge-transfer mode to the bias-charge mode of operation could be accomplished by increasing the dc-bias level of the phase voltages.

The presence of positive charge in the channel oxide, in the case of n-channel devices, will also increase the barriers under the aluminum gates sufficient to cause bucket-brigade mode of operation. The bias-charge mode of operation of two-phase charge-coupled shift registers is very similar to the operation of bucket-brigade [Ref. 6] shift registers. In the bucket-brigade device case, the bias charge regions are replaced by floating diffusions; otherwise, the operation of the two types of shift registers is very similar.

As was generally known in connection with the operation of a bucket-brigade shift register [Ref. 6], a two-phase charge-coupled shift register can also be operated with one of the phases dc-biased at a level used on the other phase. Since no switching levels are used on the dc phase, this is referred to as "one-phase" operation. This one-phase operation was confirmed with the experimental device used in this study.

A uniphase charge-coupled structure requiring only one set of externally controlled gates could be fabricated.

Such a device would require that the dc-biased phase gate be



replaced by built-in bias in the structure. This bias may be obtained by the intentional presence of fixed charge in the channel oxide.

2. Signal Input to the Experimental Device

Many different techniques have been developed for the insertion of charge in charge-coupled shift registers. For use as an analog signal processing device, it is desirable that the technique used produce a charge quantity in the potential well of the charge-coupled shift register that is linearly related to the signal potential or current. Further, the technique should not inject noise and preferably should demonstrate high transfer efficiency.

In the device studied, charge injection by potential equilibrium or "sloshing" technique was used. This method of signal charge injection is demonstrated in Figure 5. This diagram shows the three sequential surface potential conditions that exist during one transfer cycle. Also shown are the relative voltage levels required to produce the diagramed surface potentials at the times t_1 , t_2 and t_3 . The input diode is pulsed to a low potential, $V_{\rm DI}$, to inject charge into the potential wells formed under the input gates G1, G2, G3 and G4. The quantity of charge injected is a function of the level to which the diode is forward biased, the duration of the pulse, and the depth of the potential wells under the input gates. It is limited by the magnitude of the input pulse and the potential barrier under the first phase gate. This condition is demonstrated by the surface potential dia-




gram in Figure 5b, the condition existing at time t_1 . At the end of the input pulse, the input diode is reverse biased. Excess charge in the potential wells under the input gates is drained through the reverse biased input diode. charge level is set by the surface potential under the first input gate, Gl, and the first clocking phase gate. The quantity of charge is established by the depths of the wells formed by the surface potentials under the input gates, G2, G3 and G4. This condition is shown in Figure 5c, existing at time t2. Notice that, provided that the input pulse produced sufficient charge to fill the wells under the input gates, the signal charge is no longer a function of the input pulse. A major source of input non-linearity, the input diode, has been thus dispatched. Following the disposal of excess charge through the input diode, the first clocking gates are pulsed to a low potential by the clock voltage. Accumulated charge under the input gates is now transferred to the potential well under the first clocking gates. This condition is diagramed in Figure 5d, as the condition existing at time t3. As can be seen, the input signal charge quantity is a function of the surface potentials beneath the input gates. determination of the signal levels for which a linear input can be obtained was a very large portion of this study.

3. Output Circuit Used in the Study

The output circuit used in the experimental study employed an output diode, a reset MOSFET, and an output MOS-FET connected as a source follower. The circuit schematic is







shown in Figure 6. The output diode, DO, is reverse biased by the drain bias voltage, E_{DD} , through the reset transistor, Q5. The degree of reverse bias is determined by the surface potential adjacent to the diode diffusion in the charge-coupled device channel. This surface potential is set by a dcbias on an output gate not shown in the diagram. This output gate is an aluminum gate immediately adjacent to the output diode diffusion. This output gate could be connected to the phase clock voltage of the gates next to it, but experimentally, better noise immunity was obtained with a dc-bias. When the phase clocked gates at the end of the charge-coupled structure are sent to their low potential, the surface potential well developed beneath them accepts the signal charge of minority carriers. The presence of this signal charge modifies the potential at the cathode of the output diode. Since the charge in the depletion layer of the diode is bound, the potential at the anode rises to reflect the signal charge. The increasing potential at the anode of the output diode is applied to the gate of the output MOSFET, Q6. The more positive potential at the gate of the output MOSFET decreases the drain to source current flowing through this transistor. The lessened drain current results in a more positive voltage at the output.

At the completion of the clock phase cycle which opened the clocking gates at the end of the shift register, the surface potential barrier again blocks the transfer of charge signal to the output diode. A refreshing pulse is applied



to the heretofore cutoff reset MOSFET, Q5. This negative going refresh pulse turns Q5 on and restores the output diode to a fully reverse biased condition; sets the quiescent voltage on the gate of the output MOSFET, Q6, at or near the value of the drain bias supply; and provides a low impedance path for the previous signal charge to flow to ground through the reverse biased output diode.

This output circuit permitted isolation of the small charge packets that represented samples of the input signal from the loading effects of the electronic test instrumentation that was used in the study. The linearity, that is the relationship between the potential produced by the charge signal at the cathode of the output diode and the voltage output of the source follower, of this circuit will be analyzed further in another section of this study.

Refresh Pulse

VREF

D-O

CCD Channel

Output

VOUT

OUTPUT CIRCUIT

Figure 6



IV. EXPERIMENTAL PROCEDURES


The experimental study of the two-phase charge-coupled shift register reported in this paper evolved into six areas:

- 1. To accomplish charge transfer,
- 2. To establish linear signal transfer,
- 3. To determine the device gain,
- 4. To determine circuit model parameters,
- 5. To establish linear operating regions, and
- 6. To determine the characteristcs of the output MOSFET.

A. TO ACCOMPLISH CHARGE TRANSFER

The experimental device was connected as shown in Figure 7. Using parameter values provided by the manufacturer based on a computer study of a typical device, charge transfer was established by trial and error. As a general technique, dc-bias levels were applied to the input gates, G1, G2, G3 and G4. Since no data was available on the surface potential-gate voltage relationship of these gates, these levels were determined empirically and usually were found to be the most critical of all parameters effecting the performance of the device. The potential on the output gate, $\rm E_{O}$, was set at a previously successful value of -30 volts. The MOSFET drain-bias, $\rm E_{DD}$, was likewise set at a nominal value of -25 volts. The clocking phase voltages were set at the manufacturer's








recommended values. The dc-bias level and pulse amplitude of the refresh pulse, $V_{\rm ref}$, were set to a value that would turn the reset MOSFET off and on (pulsing from +2 to -1 volts relative to the drain bias). The dc level and pulse amplitude of the input diode supply, $V_{\rm DI}$, was then adjusted until signals could be observed by oscilloscope at the output terminal. Minor perturbations were made on all parameters to maximize the output current pulses. A typical set of operating waveforms are shown in Figure 8. For these waveforms, the dc-bias levels were:

- 1. MOSFET Drain Bias, $E_{DD} = -25.0 \text{ volts}$
- 2. Output Gate Bias, $E_0 = -30.0 \text{ volts}$
- 3. Input Gate One Bias, $E_{G1} = -19.6$ volts
- 4. Input Gate Two Bias, $E_{G2} = -20.0$ volts
- 5. Input Gate Three Bias, $E_{G3} = -22.0$ volts
- 6. Input Gate Four Bias, $E_{G4} = V \phi_1$

B. TO ESTABLISH LINEAR SIGNAL TRANSFER

With the charge-coupled device providing signal charge transfer as above without an external signal applied, the input diode pulse amplitude was increased slightly. If the output pulses showed no increase in amplitude, then potential equilibrium input had been obtained...the signal level was not a function of the input diode pulse. Should this not occur, the input gate biases were modified until potential equilibrium input was obtained. A small ac-signal level was then impressed upon any of the input gates for testing. The







device parameters were then again tuned to optimize the signal output for amplitude and linearity. With a small signal, linearity was usually optimized by slightly varying the dcbias level of the input signal so that the output quiescent value of voltage lay halfway between the no signal level and the fully saturated output. The phase shift between the input and the output, i.e., the time delay, was then checked to insure that shift register action had been obtained. The observed delay was to be eight times the period of the clocking voltage.

C. TO DETERMINE DEVICE GAIN

Once the device was set into an operating mode, two techniques were established for gain measurement. The first termed dc-gain measurement, involved setting the dc-bias values on all the input gates save one at independent parametric values. The dc-bias on the remaining, or now, signal, input gate was varied at small voltage intervals. The resulting source current of the output MOSFET was determined and plotted as a function of the input gate potential. The second technique involved inserting a small, known, ac signal on the input gate and measuring the output signal either with an oscilloscope or a wave analyzer. The small signal ac-gain thus determined by the ratio of these ac values or from the slope of the plot of the first technique was recorded as the gain. In the actual case, the first technique was used to the exclusion of the second except for spot checks of results.



Use of the peak pulse output current as a function of the input signal voltage permitted a more precise determination of the device gain. The slope of this plot multiplied by the value of the output resistance yielded the small signal voltage gain.

A minicomputer, an instrument/computer interface unit and two digital multimeters were used for semiautomatic data collection. The equipment employed was:

Minicomputer, TEKTRONIX Model 31

Calculator-Instrument Interface, TEKTRONIX 153

Digital Multimeter, TEKTRONIX DM 501

One voltmeter was connected across the device output and the other was connected to the selected input gate. A series of calibration runs were conducted to determine the peak output pulse current as a function of the output voltage read on the digital voltmeter. The slope of this curve provided a proportionality constant for converting the dc voltage read on the digital meter to a peak pulse current value. An extremely low frequency function generator was connected to the selected input gate as the signal source. A ramp function at a frequency of about 0.002 Hz was used to vary the input gate signal at such a rate that the input voltage would change by only the least significant digit of interest in one sample period of the digital voltmeter. The computer, which sampled both the input and output voltmeters, was programmed to store both voltages read at the instant that the input voltage was equal to a comparison value stored in the comput-



er. When the read condition had been satisfied and the data stored, the comparison value would be incremented by the delta value inserted previously by the operator. The computer would then again wait for a matching condition. In such a manner, it was posible to automatically record the input and output voltages for as many values as the operator designated at the start of a run, commencing at a given input voltage and incremented by a given change of input. After the desired number of data points had been recorded, the computer would print out the values of the input voltage and the product of the output voltage and the previously determined proportionality constant, i.e., the output peak pulse current.

As inputs to the semiautomatic routine, the operator need only type in:

- 1. An arbitrary run number,
- 2. Initial input voltage,
- 3. Desired incremental increase in input voltage,
- 4. The number of input data points desired, and
- 5. The proportionality constant to convert output dc voltage to peak pulse source current.

The operator would then start the function generator at some value of output less than the inital input voltage selected at the frequency necessary to permit the voltage to change at a slow enough rate, and then pursue other investigations until the computer printed out the data.



D. TO DETERMINE CIRCUIT MODEL PARAMETERS

Initially, in the study, it was felt that the charge-coupled shift register could be modeled as a two-port linear device. To support such a model, considerable effort was expended in efforts to determine the input admittance, output impedance and transfer functions. In fact, none of the required parameters were sucessfully measured except for the gain as described above. The pulsed nature of the device, that is, the presence of a pulsed waveform at the output, even with no input signal present interferred with the determination of the output impedance. The many signals necessary to cause a CCD to function, even at a quiescent level, produced a need for many connections to the device. These connections terminated in several signal generators and power supplies. All efforts to measure the input admittance of the device were swamped by the background capacitance and noise of the experimental setup.

E. TO ESTABLISH LINEAR OPERATING REGIONS

With the multiple input gates, the possibility of using the charge-coupled shift register as an adder or subtractor of analog signals is obvious. A major requirement for such operations to be successful would be that the device be linear with respect to all signals inputed. It is thus necessary to know for what values of input voltages on all gates will linear operation result. The individual dc gain curves were evaluated to determine the regions over which operation



was linear. These curves showed a prompt departure from linearity at a high and a low value for whichever input gate was being used as the controlling gate. These departures occurred when the potential wells were nearly filled, saturation; and when the wells were nearly empty, that is the signal charges could not be sensed at the output.

F. TO DETERMINE THE CHARACTERISTICS OF THE OUTPUT MOSFET

At the request of the experimenter, the device manufacturer established the test connections shown in Figure 9 on the output MOSFET of four devices similar to those used in this study. Under such an experimental connection, the voltage between the gate and the drain, $V_{\rm GD}$, is zero. With this potential difference at zero, the gate to source voltage, $V_{\rm GS}$ is equal to the drain to source voltage, $V_{\rm DS}$. This is the simplest arrangement for testing a MOSFET, for the transistor is then in the saturation region. From the basic circuit theory developed about the Sah MOSFET model [Ref. 7], under conditions of saturation; that is, when:

$$|\mathbf{v}_{GS} - \mathbf{v}_{T}| \leq |\mathbf{v}_{DS}|$$

then:

$$I_{DS} = -\left[\frac{\mu_{p} \varepsilon_{r} \varepsilon_{o}}{2t_{ox}}\right] \left(\frac{W}{\ell}\right) \left(V_{GS} - V_{T}\right)^{2}$$
 (1)

where:

 $\mu_{\rm D}$ = average surface mobility of holes in the channel

tox = thickness of the oxide over the channel

 ε_{r} = relative permittivity of the oxide

 ε_{o} = permittivity of free space, 8.854×10^{-14} farad/cm



length of the channel in the direction of current
flow

W = width of the channel

 V_{GS} = gate to source voltage

 V_{DS} = drain to source voltage

 V_T = threshold voltage

Collecting some of the more or less constant terms from the above expression (1), permits the definition of two new constants:

$$k' = \frac{\mu_p \varepsilon_r \varepsilon_o}{2t_{ox}} \tag{2}$$

and,

$$k = k' \frac{W}{\varrho} \tag{3}$$

Use of these new consolidated constants permits a simplification of the expression for the source-drain current to:

$$I_{DS} = -k(v_{GS} - v_T)^2$$
 (4)

Note that the parameter, k, is a design variable which is a function of the ratio of the channel width, W, and of the length of the channel in the direction of current flow, &. The parameter k' is fixed by the fabrication process. For purposes of nomenclature, k is described as the gain parameter, and k' is termed the conduction factor.

Using the same transistor model, the drain to source current in the non-saturation condition becomes:

$$I_{DS} = -k[2(V_{GS} - V_T)V_{DS} - (V_{DS})^2]$$

$$|V_{GS} - V_T| > |V_{DS}|$$
(5)

when:

In the saturation condition depicted in Figure 9, if drain to source resistance is neglected, a plot of $|\sqrt{I_{DS}}|$




as a function of $|\mathbf{V}_{\mathrm{GS}}|$, (or \mathbf{V}_{DS} since the two potentials are equal in this configuration) yields a straight line. The slope of this curve is \sqrt{k} , with an abscissa intercept of $|\mathbf{V}_{\mathrm{T}}|$. That this is so, may be quickly established by taking the square root of both sides of the equation expressing the drain-source current relationship to the gate-source voltage in saturation (1):


$$\sqrt{I_{DS}} = \sqrt{k} (V_{GS} - V_T)$$
 (6)

Such a relationship is demonstrated in Figure 10.

The experimental device manufacturer provided the source to drain current and source to drain voltage data for ten data points on four samples of the output MOSFET.









V. PRESENTATION OF DATA


In reviewing the data obtained in this study, it should be remembered that it represents determinations made on three devices of the same design; and as near as possible, the same fabrication techniques. During the course of the study, no effort was made to produce a modified device that would be optimized to the conditions of the experiment. Rather, a stock device for basic study of charge-coupled shift register principles was used to study analog signal processing.

A. DC GAIN MEASUREMENTS

DC gain determinations and output current pulse amplitude as a function of control gate voltage measurements were made for thirty-six variations of the independent parameters. In these measurements, control gate 4 was connected to the clocking signal for phase one, thus becoming part of the clocking structure. The voltage on control gate one was varied as the independent variable. The peak pulse current amplitude of the output signal pulse was defined as the dependent variable. The dc potentials, or biases, on control gates 2 and 3 were set as independent parameters. The functional relationship demonstrated in Figure 11 is typical of the data obtained. From such data, the device gain can be obtained by multiplying the slope of the curve times the output load resistance, as:

$$g = \frac{dI}{dV}R_{L} \tag{7}$$





DC VOLTAGE ON GATE NO. 1, E_G1, (Volts)

Typical input characteristics, l_O - E_{Gl}

Figure II



or
$$g = 96.74 \times 10^{-6} \times 50 \times 10^{3}$$

 $g = 4.8$


A gain of 4.8 was observed over most of the useful range of input signal. At the limits of operability, the gain was reduced.

B. LINEAR REGIONS

In the DC gain studies, there were two independent parameters, the voltages on control gates 2 and 3. Since adjustment of these parameters changed the voltage range of control gate one over which the output was linearly related to the input, it seemed that a second gate could be used to permit a dual input. In such an arrangement, input signals could be applied to gates one and two, or gates one and three. No study was made to determine the relationship of inputs on gates two and three, or for inputs on three or more gates at the same time. The capability to respond to inputs on more than two gates certainly exists, however.


The DC gain curves were studied to determine at what voltages on gate one departure from linearity would occur as a function of the voltages on gates two and three. This parametric study provided the regions over which linear operation could be acheived as a function of the voltage on two control gates with the voltage on the third gate as an independent parameter. The resulting loci of linear operation are presented in Figures 12 and 13. The range of voltage used on control gate one was kept the same for the study of the effect of control gate two and the effect of control gate three. As





Locus of linear operation, gates 1 and 2. Figure 12





Locus of linear operation, gates 1 and 3.
Figure 13



can be seen from the two loci, simultaneous linear operation can be achieved for signals on two gates. It should be noted, however, that the dynamic range of simultaneous inputs is small, approximately 0.1 to 0.2 volts.

The upper limits of the loci were not defined in this study. This was because linear operation could be continued with proper adjustment of the various potentials on the CCD as the signals became more and more negative. The limit of such accommodation would appear to be the breakdown potential of the various gates concerned. A "saturation" effect of the potential on gate one can be seen in the upper limits of Figure 13, however.

C. AC GAIN CONFIRMATION

Small signal AC gain determinations were made on the device to confirm the DC measurements. A 20 millivolt (rms) signal was applied to control gate one with all other input gates at bias levels equivalent to those used in the DC gain measurements. The output voltage was measured with a wave analyzer, and the ratio of the output rms voltage at the signal fundamental frequency to the input rms voltage was recorded as the voltage gain. The dc-bias on control gate one was varied as an independent parameter and the AC gain determined as a function of this bias. Figure 14 is representative of the results obtained. No significant departure from this curve was noted by varying the input signal frequency. The gain level of 4.75 observed agrees well with the 4.8 from the DC gain determinations. A horizontal translation of the







Figure 14



of the curve along the abscissa was noted when the independent parameters of control gate two and three dc-biases were changed. This result was expected based on the DC observations.

D. OUTPUT CIRCUIT ANALYSIS

The operation of the output circuit has been previously described in an earlier section of this paper. The circuit, shown in Figure 15, must provide an extremely high impedance input to prevent loading the preceding stage, which in this device was the small charge packet delivered through the channel to the output diode. To achieve this high input impedance, not only was MOSFET circuitry employed, but the circuit was capacitively coupled to the channel through the reverse





biased output diode. While utilization of the transition capacitance of a reverse biased diode does indeed represent a high impedance coupling scheme, it is not without disadvantages. The reverse bias must be maintained. This is an additional requirement on the output circuit. The transition capacitance is nonlinear; i.e., it varies with the applied voltage. It is the purpose of this section of the study to examine these effects on the output voltage as a function of the channel potential immediately adjacent to the output diode within the device.

1. Data Curve Fitting

It became apparent that much of the output circuit analysis would require numerical solutions using a computer. The output of such techniques can be presented in tabular or graphical form, but not in closed analytical form. It was desirable to have an ability to reduce such data to an analytical expression that would closely approximate the original numerical solution.

Generally, a curve can be closely approximated by a polynomial. Such a polynomial would have a set of coefficients and be of the form:

$$y = c_1 + c_2x + c_3x^2 + \cdots + c_nx^{n-1}$$
 (8)

At the i^{th} data point, where the independent variable is x_i and the corresponding dependent variable value is y_i ; the error between the polynomial and the measured data value can be mathematically expressed as follows:



$$e_i = C_1 + C_2 x_i + C_3 x_i^2 + \dots + C_n x_i^{n-1} - y_i$$
 (9)

The intent is to evaluate the coefficients in such a manner as to minimize the total of the errors at all data points. It is possible, in fact probable, that individual errors could be either positive or negative. In such an event, building a quantity based on the sum of the errors would produce an invalid conclusion, as large negative errors added to large positive errors could produce a small total. To generate a monotonically increasing function that is an inverse measure of the "goodness" of fit, the sum of the square of the errors is used. That is:

$$M = \sum_{i=1}^{m} e_i^2$$
 (10)

or,
$$M = \sum_{i=1}^{m} (y_i^2 + C_1^2 + C_2 x_i^2 + \dots + C_n^2 x_i^{2(n-1)}) + \dots$$

$$\dots + (2C_1 C_2 x_i + 2C_1 C_3 x_i^2 + \dots + 2C_1 C_n x_i^{n-1}) + \dots$$

$$\dots + (2C_2 C_3 x_i^3 + 2C_2 C_4 x_i^4 + \dots + 2C_2 C_n x_i^n) + \dots$$

$$\dots + (2C_{n-1} C_n x_i^{2n-3}) + \dots$$

$$\dots + (-2C_1 y_i - 2C_2 x_i y_i - \dots - 2C_n x_i^{n-1} y_i)$$

To determine the coefficients, it is necessary to determine the partial derivatives of the sum of the square of the errors with respect to each of the n coefficients. Setting these partial derivatives equal to zero yields a set of n simultaneous linear equations. The solution vector of this set of equations is the set of n coefficients what provides a polynomial of degree n-l that best fits the data points.



That is, the coefficients have been so selected as to minimize the summation of the square of errors at each data point. This set of equations is made up of several summation terms formed from the data points. In the makeup of the equations, wherever the summation symbol appears, it indicates the summation of the variable term following it for all data points from 1 to m, the total number of data points. The set of equations to be solved is then:

To facilitate the output circuit analysis, a computer program was written to generate the above set of equations and solve for the coefficients for any value of n from 2 to 10, with m data points. For additional utility, the program included the capability to fit data to a power function:

$$y = ax^b (13)$$

and the exponential function:

$$y = ae^{bx}$$
 (14)

Both of these functions can be manipulated for best data fit with the same polynomial approach, with the following modifications:

1. Use n = 2, that is the best fit straight line,



- For the power function, supply the natural logarithm of x, rather than x, as the data,
- 3. Supply the natural logarithm of y as data,
- 4. Evaluate the constant a, as the $\exp(C_1)$ in both cases, and
- 5. When printing out the data, convert back to the original data by using $\exp(y_i)$ and in the case of the power function, $\exp(x_i)$.

The computer program that was developed is appended hereto as Appendix D. In addition to the form of the curve, the
program will supply, as part of the output, the calculated
values of the dependent variable, the data points, and the
sum of the square of the errors. In a case where no information is available as to the type of curve the data represents, the program is run to try the power function, the
exponential function, and all polynomials to degree 9. The
sum of the square of the errors will be smallest for the best
fit curve.

2. Output MOSFET Characteristics

To analyze the output of the circuit in Figure 15, a knowledge of the characteristics of the output MOSFET is required. As previously discussed in section IV.F., the manufacturer provided data on the gate to source voltage and the drain to source current of four sample devices. This data is presented in Table I.

The data for device number 3, was rejected as being non-typical of the devices studied. The remaining data was processed using the data fit routine described in the preceding section. The data was processed as:



$$y_{i} = \sqrt{I_{DS_{i}}}$$
 (15)

$$x_i = V_{DS_i} = V_{GS_i}$$
 (16)

$$n = 2$$
 (17)

The results of the program are tabulated in Appendix A hereto and are displayed graphically in Figure 10. The average error in the fit was 1.29×10^{-10} amps. The equation describing the current-voltage relationship is:

$$I_{DS} = -k(V_{GS} - V_{T})^{2}$$
 (18)

where:

$$k = 2.2032 \times 10^{-6} \text{ amp/volt}^2$$
 (19)

$$V_{T} = -1.76466 \text{ volts}$$
 (20)

Recalling that the length of the channel in the direction of current flow is smaller than the designed or masked length, L, because of the p^+ -diffusions proceeding laterally under the mask by a distance called the junction depth, x_{ij} . Then:

$$\ell = L - 2x_{j} \tag{21}$$

In the case of the experimental device:

$$W = 0.4 \text{ mils} \tag{22}$$

$$L = 0.6 \text{ mils} \tag{23}$$

$$x_j = 0.06 \text{ mils}$$
 (24)

$$\ell = 0.48 \text{ mils} \tag{25}$$

With this geometry, the conduction factor, k', is:

$$k' = \frac{\mu_p \varepsilon_r \varepsilon_0}{2t_{ox}} = \frac{\ell k}{W} = 2.2644 \times 10^{-6} \text{ amps/volt}^2$$
 (26)

Using the parameters obtained, it was possible to cons-



Table I

Drain to Source Current - I _{DS}	Drain to Source Voltage - V_{DS} = V_{GS} (volts)			
(μA)	Device 1	Device 2	Device 3	Device 4
0.1	2.04	2.04	1.84	1.96
1.0	2.50	2.50	2.30	2.44
4.0	3.14	3.14	2.91	3.08
9.0	3.76	3.77	3.52	3.75
16.0	4.42	4.41	4.15	4.37
25.0	5.08	5.10	4.79	5.07
36.0	5.80	5.80	5.47	5.07
49.0	6.46	6.46	4.57	6.50
64.0	7.15	7.16	6.82	7.20
81.0	7.85	7.87	7.49	7.91

truct the drain characteristics of the output MOSFET. The basic Sah model [Ref. 7] of the transistor, assuming no source to drain resistance, indicates that the drain to source current will be a constant for all values of the drain to source voltage once the transistor is in saturation. This model also provided expressions for the current under conditions of saturation, equation (4), and non-saturation, equation (5). The saturation relationship has already been used to define the threshold voltage and the gain parameter. Using these values, the two voltage-current relationships were used to establish the drain characteristic curves shown in Figure 16. A load line for operation into a 50,000 ohm load resistance is also plotted on the curves. This value or load resistance was typical of the conditions used during the experimental portion of this study.

3. Output Diode Effects

Capacitively coupling the output MOSFET to the CCD channel through a reverse biased diode provides the required






Figure 16




high impedance load for the channel. Unfortunately, it presents the complication of having the capacitance of the coupling capacitor, the diode, vary as a function of the voltage across it. Assuming that the reverse biased junctions involved with the output circuit are made with abrupt changes from n-region to p-region, the value of the junction capacitance is [Ref. 8]:

$$C = \sqrt{\frac{q_0 \varepsilon_r \varepsilon_0^{N_d}}{2V_a}} \text{ farad/cm}^2$$
 (27)

where: q_0 = electronic charge, 1.602x10⁻¹⁹ coulomb ε_r = relative permittivity of the oxide, 11.8 ε_0 = permittivity of free space, 8.854x10⁻¹⁴ farad/cm N_d = concentration of donors in n-region, atoms/cm³ V_a = applied potential in volts.

To assist in analyzing the effect of the output diode, the simplified circuit representation in Figure 17 was used. The input potential, that potential adjacent to the cathode of the output diode, is the signal, x. The current i_1 , flows through the output diode and then branches into currents i_2 , i_3 and i_4 . Current i_2 , flows through the reverse biased p-n junction represented by the reset MOSFET, Q5. Current i_3 , represents the leakage through the substrate, the input resistance of the output MOSFET and the pinched off channel resistance of the reset MOSFET. Current i_4 , represents the current into the gate of the output MOSFET, Q6. The signal output is V_i , the input voltage to the output MOSFET. Writing the nodal





EQUIVALENT CIRCUIT SEEN BY THE OUTPUT DIODE Figure 17

equations for node A:

$$i_1 = i_2 + i_3 + i_4$$
 (28)

Now, in general:

$$i = \frac{d}{dt}(CV) \tag{29}$$

Then, for the circuit in Figure 17:

$$\frac{k_{1}}{2\sqrt{x-V_{i}}}\frac{dx}{dt} - \frac{k_{1}}{2\sqrt{x-V_{i}}}\frac{dV_{i}}{dt} = \frac{k_{2}}{2\sqrt{V_{i}-E_{DD}}}\frac{dV_{i}}{dt} + \frac{V_{i}}{R_{T}} + C_{T}\frac{dV_{i}}{dt}$$
(30)

or, solving for the derivative of the output with respect to time:

$$\frac{dV_{i}}{dt} = \frac{\frac{k_{1}}{2\sqrt{x} - V_{i}} \frac{dx}{dt} - \frac{1}{R_{T}}V_{i}}{\frac{k_{1}}{2\sqrt{x} - V_{i}} + C_{T} + \frac{k_{2}}{2\sqrt{V_{i} - E_{DD}}}}$$
(31)

where:
$$k_1 = A_1 \sqrt{\frac{q_0 \varepsilon_r \varepsilon_0^N d}{2}}$$
 (32)



$$k_2 = A_2 \sqrt{\frac{q_0 \varepsilon_r \varepsilon_0 N_d}{2}}$$

$$\varepsilon_r \varepsilon_0 A_3$$
(33)

$$c_{T} = \frac{\varepsilon_{r} \varepsilon_{o}^{A} 3}{d}$$
 (34)

Some of these quantities are known, but for others assumptions must be made. Every assumption presents a possible error in the analysis of the experimental circuit, but the values assumed will be typical of those seen in semiconductor technology. Further, if the assumptions depart from the experimental device, they will still provide meaningful analysis of the type of output circuit employed.

The value of the oxide thickness, d in equation (34) is known as 1000Å. Likewise, the values of q_0 , N_d , E_{DD} , ϵ_r and $\epsilon_{\dot{n}}$ are established quantities. The initial conditions, the input voltage function, x, and the areas A_1 , A_2 and A_3 , are not so well defined.

The area of the output diode, A_1 , is taken to be a rectangle 2.0 mils long by 0.25 mils wide. The area of the reset MOSFET source diffusion is taken to be 0.4 mils long by 0.25 mils wide. The output MOSFET gate is 0.4 mils by 0.6 mils. The distributed resistance, R_{T} , is assumed to be $5 \mathrm{x} 10^9$ ohms.

Since the quiescent output voltage was experimentally seen to be about -12 volts, it can be seen from Figure 16, that the quiescent gate voltage must be about -24 volts. The initial value of the variable, V_i , is then taken to be -24.0 volts.

The input function is taken to be a voltage step from -25 volts to -12 volts at time equal 15 µsec returning to -25 volts at the time, $47 \mu sec.$



Using the known values and the assumed quantities, the numerical constants now become:

$$k_1 = 2.2951x10^{-14} \text{ farad-volt}^{\frac{1}{2}}$$
 (35)

$$k_2 = 5.902 \times 10^{-15} \text{ farad-volt}^{\frac{1}{2}}$$
 (36)

$$C_T = 1.618 \times 10^{-13}$$
 farad (37)

A computer program to solve the general initial value problem:

$$\frac{\mathrm{d}y}{\mathrm{d}t} = f(x, y, z) \tag{38}$$

where:
$$x = g(t)$$
 (39)

$$z = \frac{dx}{dt} \tag{40}$$


and:
$$y = y_0 \tag{41}$$

when:
$$t = 0 \tag{42}$$

was developed using fourth order Runge-Kutta methods. This program is listed in Appendix B hereto. The program was executed and the results are tabulated in Appendix A and graphically displayed in Figure 18.

The results of the solution to the differential equation represent the response of the output diode to an input pulse in the CCD channel. This response would represent one sample of the output signal. In order to determine the linearity of the output diode to an input waveform, of which the function g(t) is only one sample; and which will be processed by a sample and hold circuit, it was necessary to modify the







computer program.

This was done, and the results are discussed as the input to the source follower.

4. Input to the Source Follower

While the transient analysis of the output diode to a step function provides the waveform of the input to the output MOSFET, it does not represent the response to the signal input. Rather, it represents the response to a single sampling of the signal. What is required is the relationship between the peak amplitude of the potential adjacent to the output diode in the CCD channel and the peak of the output diode response.

To accomplish this, the differential equation solution routine was modified. The program was modified to solve equation (31) forty-one times. The amplitude of the channel potential step function was increased from -20 volts to -10 volts in 0.25 volt steps. The duration of the step and the quiescent value of the voltages were maintained as before. The program was required to provide an output of only the peak input pulse amplitude, x, and the peak output pulse, $V_{\bf j}$.

The modified program is appended hereto in Appendix C.

The results of the program are tabulated in Appendix A and presented graphically in Figure 19. The solution data from this program was used as an input to the curve fitting routine. It was found that the best fit of the results was with a polynomial of degree 3. The expression for the peak MOSFET






Figure 19



input voltage as a function of the peak channel potential adjacent to the output diode is:

$$-V_{i} = 22.15 + 3.81 \times 10^{-2} \text{ps} - 6.15 \times 10^{-4} \text{ps}^{2} + 2.33 \times 10^{-5} \text{ps}^{3}$$
 (46)

The average error of fit was found to be 2.41×10^{-5} volts.

An advantage of presenting the results as a polynomial is that a measurement of linearity is available. The value of the coefficient of x to the first power may be ratioed to the sum of the coefficients of all powers of x, to express the fraction of linearity. Likewise, the sum of the coefficients of all x terms with exponents larger than one is an expression of the departure from linearity. Using the more precise coefficient values tabulated in Appendix A, it is seen that the output of the output diode is 98.35 percent linear. Or, only 1.65 percent of the output variation is caused by nonlinear relationships to the input.

5. Output of the Source Follower

The next element in the output circuit is the output MOSFET itself. Using the model of the transistor that has been used throughout, an expression for the output as a function of the MOSFET input can be developed. Referring to Figure 20 for nomenclature, the expression for the output current as a function of the gate input voltage will be developed. By examination of Figure 16 remembering that the output quiescent voltage was about -12 volts, it is seen that with a drain bias supply of -25 volts, that the transistor is always in saturation. Utilizing equation (18), the output current is seen to be:



$$I_{DS} = -k(V_{i} - V_{0} - V_{T})^{2}$$
 (47)

but,
$$V_0 = I_{DS}R$$
 (48)

then,
$$V_0 = -kR(V_i - V_0 - V_T)^2$$
, (49)

and by simple manipulation,


$$V_{0} = -\frac{1}{2} \{2(V_{T} - V_{i}) + \frac{1}{kR}\} \pm \frac{1}{2} \sqrt{\{2(V_{T} - V_{i}) + \frac{1}{kR}\}^{2} - 4(V_{i}^{2} + V_{T}^{2} - 2V_{i}V_{T})}$$
(50)

This output relationship was evaluated using the computer with the program listed in Appendix E. The input voltage, V_i , was programed into the calculation as the third degree polynomial developed in the preceding section. The negative option for the radical in equation (50) was ignored in the evaluation, since it would produce output voltages more negative than the drain bias voltage, E_{DD} , a physical impossibility.

The results of the computer run, then, was a tabulated listing of the output voltage at the source follower load resistor as a function of the channel potential adjacent to the output diode within the CCD. This is the relationship that was desired as a result of the output circuit analysis. The results are tabulated in Appendix A, and presented graphically in Figure 21. Visually, the output voltage dependence on the channel peak potential appears quite close to a linear relationship.

Once again, the curve fitting program was employed to






determine an analytical expression for the output voltage pulse peak as a function of the peak potential in the CCD channel adjacent to the output diode. The best fit was found with a polynomial of degree 3. The functional relationship is:

$$-V_0 = 10.58 + 2.72 \times 10^{-2} \times I - 4.98 \times 10^{-4} \times I^2 + 1.78 \times 10^{-5} \times I^3$$
 (51)

The average error was found to be 6.77×10^{-6} volts.

Once again using the more precise coefficients in Appendix A, the output circuit is 98.14 percent linear. That is, only 1.86 percent of the variation in the peak output voltage due to the channel potential pulse peak is contributed by higher order, or nonlinear, terms.





ADJACENT TO THE OUTPUT DIODE, X-(VOLTS)

Figure 21



E. LINEAR MODEL

If electronic devices can be operated so that the nonlinear distortion is small, then they can often be approximated by linear equations and circuits. In such cases, all
the procedures of linear-circuit analysis can be applied and
complex circuits can be analyzed with a minimum of effort.
In this section, a linear model of the CCD in an analog signal processing mode is suggested, but no experimentally
determined parameter values are provided.

The currents of the network in Figure 22 can be represented as linear functions of the voltages. Thus,

$$I_1 = y_{11}V_1 + y_{12}V_2 \tag{52}$$

$$I_2 = y_{21}V_1 + y_{22}V_2 \tag{53}$$

The parameters of these equations are termed y parameters. They have the dimensions of admittances. It is most convenient to measure these parameters under short-circuit conditions. It was the experimental application of this concept that proved beyond the capabilities of this experimenter. The intent, was to apply a voltage generator to the input gate and short-circuit the output, or vice versa. Or, failing that, with the circuit otherwise operating, to determine the parameters from the definitions, that is:

$$y_{11} = \frac{\partial I_1}{\partial V_1}$$
, Short-circuit input driving point admittance (54)

$$y_{21} = \frac{\partial I_2}{\partial V_1}$$
, Short-circuit forward transfer admittance (55)



$$y_{12} = \frac{\partial I_1}{\partial V_2}$$
, Short-circuit reverse transfer admittance (56)

$$y_{22} = \frac{\partial I_2}{\partial V_2}$$
, Short-circuit output driving point admittance (57)

In working with the CCD, it became apparent that little or no short-circuit reverse transfer admittance existed. In light of the manner in which the CCD is fabricated and functions, this is not unreasonable. It was also apparent that the short-circuit input driving point admittance was small and mainly capacitive. The arrangement of the output circuit would indicate that the short-circuit output driving point admittance would be the reciprocal of the output MOSFET's dynamic drain-source resistance. The quantity that would be peculiar to a CCD was the short-circuit forward transfer admittance, y₂₁. This quantity would have to indicate the sampled nature of the output, as well as the time delay of the output with respect to the input. Neglecting the output dynamic drain-source resistance, such a quantity would be:

$$y_{21} = \frac{dI_o}{dV_i} \left[u(t - \frac{nN}{f_c}) - u(t - \frac{nN}{f_c} - \tau) \right]$$
 (58)

where:

 $\frac{dI_0}{dV_i} = \text{The slope of the dc gain curve.}$

u(t) = The unit step function

n = The sequence of consecutive integers that best represents the sampling during the period of interest.


N = The number of charge-coupled structures

f = The phase clocking frequency

 τ = The duration of the sampling pulse.



In arriving at N, the number of charge-coupled structures, a structure constitutes one delay element, that is, in a two-phase device, a set of four consecutive gates connected to the two different phase clocking signals.



In those applications where multiple inputs are used, a modification would have to be imposed on the model. Each input would have its own input driving point admittance; but beyond that point, each input would have to be ratioed based on its effect on the output current. The ratioed potentials would act on a summing point, the voltage of which would be the input voltage to the expression for the model's dependent current source.



VI. CONCLUSIONS

It was established that the two-phase charge-coupled shift register could be used to process analog signals. In the course of such processing, a consistent gain was displayed and an electronically controlled delay could be inserted. The output of the chrage-coupled shift register was a sampled version of the input signal, but a sample and hold circuit restored the wholly analog nature to the output signal. Little nonlinear distortion was observed over a small range of input signal level, i.e., 0.1 to 0.2 volts.

Further, it was found that the charge-coupled shift register could be made to function as an analog signal addersubtractor with good linearity. Once again the dynamic range over which linearity could be achieved was 0.1 to 0.2 volts. The small dynamic range is attributed to the small surface potential wells of the experimental device. If more charge could be transferred, a larger dynamic range would be evidenced.

An analysis of the output circuit employed established that very slight nonlinearities were introduced by the output technique used on the experimental device.

Finally, a linear model of the charge-coupled shift register is proposed.



TABULATION OF COMPUTER OUTPUTS

SATURATION CHARACTERISTICS OF OUTPUT MUSHET.

```
PULYMORIAL CURVE FIT:
```

```
Y = (2 \cdot 61 + 32 \cdot 6 + 3) + (1 \cdot 43 \cdot 43 \cdot 28 + 3) * X + (1 \cdot 3) * X \cdot 62 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) * X \cdot 64 + \cdots + (2 \cdot 3) *
```

THE VALUE OF THE GAIN MARAMETER. A. IS: 2.27320E-A

THE VILUE OF THE THRESHOLD VULTAGE IS: -1.76466

DATA FOR VIS AND CALCULATED VALUES OF Y

VALUE OF X	VALUE OF Y	CALCULATED Y
-2 . 7 4	-3 • 1 b 2 2 h E - 4	-4.48nd në-4
-2.11	-1.1h22dE-4	-4-436966-4
-1.46	-3 • 1 62 28 E - 4	-2.2+341E-4
-2.5	-v1 • v1 v1]	-1 - 29 14 7 E - 3
-2.5	-1.411	-1 · 49147E-3
-2 • 44	- A . A . 1	-1 - 1 1 2 4 1 E - 3
-3 - 1 4	- x1 . 4 1 2	-2 • 1 4 1 4 3 E - 3
-3 -14	-4.442	-2 · n 41 43 E -3
-3 .44	Siviv W-	-1 • 3 52 3 × E - 3
-3 • 7 h	-2 ·003	-2 • 3 o 1 7 1 E - 3
-3 • 77	-4 ·443	-2 • 3 7 6 5 5 E - 3
-3 • 75	-9-913	-2 • 3 4 65 7E -3
-4.42		-3 •9 4136E-3
-4.41	-A . 1 7 4	-3 •92652E-3
-4.37	-VI + B VI 4	-3 • 8 6 7 1 4 E -3
-5·11d	-N .vi U 5	-4 • +2 1 o 1 E - 3
		-4-95v 69E-3
-	-4.445	-4.90617E-3
- 5 • d	-10 · 10 · 10 · 10 · 10 · 10 · 10 · 10 ·	-5.9x972E-3
		-5•98972E-3
-5•8	-v1 •v3 v3 h	-5 • 9 8 9 72 E - 3
		-6•96937E-3
	-v • A A 7	-6.96437E-3
-h • 5	· ·	-7·42074E-3
	-41 + 11 11 18 - 14 -	-7•99354E-3
	-4 · N N B	-ø•40839E-3
-7.2	-4 · 448	-8 · 16776E-3
		-9 • 13257E-3
	-0 · 11 11 1 1 - 0 -	-9 • 7 6225E-3
-7.91	-4.44.8	-9 • 12 1 63 E - 3

THE SUM OF THE SQUARE OF THE EXKORS = 1.15485E-7



-101/1 21:21 AS-0EC-75

٦ ,

500 OUTPUT DIEDE RESPONSE TO A STEP PUNCTION INPUT

VALUÉ UP I	VALUE OF K	VALUE OF Y
1 • 4 + 4 5 × E = 5	-25	-24
1 • 49 2 5 / 5 - 5	-25	-23 •3215
1 • 599 54E=5 1 • 699 54E=5	-12 -12	-23 • 40 4 b -23 • 3768
1 • 79 4 5 N E • 5	-12 -12	-23 • 3491
1.433350E-5	-12	-23 • 3 2 1 4
1.999496-5	-12	-23 • 2 9 3 7
2 • 2 3 3 4 9 E • 5	-12	-23 •2 ho1
2 • 19949E-5	-12	-23 •23 n 4
2.239448-5	-12	-23.2143
2.39944E-5	-12	-23 • 1333
2 • 49 9 49 6 - 5	-12	-23 • 1558
2.59949E-5	-12	-23 • 1233
2 · 6 + 3 4 4 4 E - 5	-12	-23 • 10/8
2 • 7 ± 3 49 E - 5	-12	-23 • 9734
2.0994496-5	-12	-23 -1146
2.49445E-5	-12	-23 • 3167
3 • 1 9 3 4 3 E = 5	-12	-22-3913
3 • 1994 A E = 5	-12	-22.064
3 • 244 48 E = 5	-12	-22 • 9363
3 • 3 9 9 4 4 5 = 5 3 • 4 9 9 4 8 5 = 5	-12 -12	-22 • 9 % 4 5 -22 • 4 8 2 3
3 • 49 5 40 E = 5	-12 -12	-22.3551
3 • 799 47 6 = 7 3 • 699 45 6 = 5	-12	-22 • 3 3 5 T
3 • 79 # 48 £ = 5	-12	-22 • RUNU
3 • 5 3 9 4 7 E = 5	-12	-22 • 7735
3.444476-5	-12	-22 • 7457
4.03947E-5	-12	-22.7147
4 • 19947E-5	- 12	-22.6927
4.29947E-5	- 12	-22 • 6 6 5 3
4 • 3 4 9 4 7 E = 5	-12	-22 • 6388
4 • 499 47E-5	-12	-22 • 612
4.59947E-5	- 12	-22 • 58 51
4 - 644 47E-5	-12	-22 • 9 18 1
4 • 74 × 9 7E - 5	-25	-23 • 181

11 ME: 47.44 SECS.

REAUT



PEAK OUTPUT DIDDE VOLTAGE AS A FUNCTION OF PEAK CHANNEL VOLTAGE

X PEAK	Y PEAR
- 19	-22 • 49 28
-10.25	-22 • 50 1
-10.5	-22 • 5091
-10.75	-22 • 5173
-11	-22 •52 56
-11 • 2 5	-22 • 5338
-11.5	-22 • 5 4 2 1
-11 • 75	-22.5504
-12	-22 • 5588
-12 • 25	-22 • 5 • 72
-12 • 5	-22.5750
-12 • 75	-22 • 58 4
-13	-22 • 5925
-13 •25	-22 • 60 1
-13 • 5	-22.6096
-13 • 75	-22 • 61 62
-14	-22 • 62 68
-14.25	-22 • 63 55
-14.5	-22 • 6443
-14 • 75	-22 • 653
- 15	-22 •6610
-15 • 25	-22 • 6707
-15.5	-22 • 679 6
-15.75	-22 •6386
-16	-22 • 69 76
-16.25	-22.7867
-16.5	-22 • 7158
-16.75	-22 • 72 5
-17	-22 • 73 43
-17-25	-22 • 7436
-17.5	-22 • 753
-17 - 75	-22 • 7625
-18	-22 - 7721
-18 -25	-22 • 78 18
-18 - 5	-22 • 79 16
-18 - 75	-22 •80 15
-19	-22 •8115
-19 -25	-22 •8216
-19 • 5	-22 •8319
-19 • 75	-22 •8 423 -22 •8 529
-20	-22 00 224

TIME: 1961-21 SECS.



PEAK DIODE OUTPUT VOLTAGE

As a Function of

PEAK CHANNEL SIGNAL POTENTIAL ADJACENT TO THE DIODE

(Least Squares Curve Fit)

RUN

51 UL#2

241:44

04-DEC-75

OUTPUT VOLTAGE AS A FUNCTION OF IMPUT VOLTAGE

POLYHOMIAL CURVE FIT:

 $Y = (22 \cdot 15) + (3 \cdot 8 \cdot 9 \cdot 9 \cdot 4 \cdot 6 \cdot 15 \cdot 10 \cdot 56 - 4) * x \cdot 12 + \cdots + (2 \cdot 33 \cdot 1336 - 5) * x \cdot 13 + (2 \cdot 34 \cdot 133 \cdot 6)$

+(v)*1+5+(v)*x+++++

+(y) + x + 7 + (y) + x + 8 + · · ·

61x + (6)+

DATA POINTS AND CALCULATED VALUES OF Y

VALUE OF X	VALUE OF Y	CAFCHF71ED A
18	22 • 4925	22 • 4927
10.25	22.511	22 • 5bb3
1 ₺ • 5	22 • 5 # 3 1	22.5092
10.75	22 • 5173	22.5174
11	22 • 52 56	22.5256
11.25	22 • 53 38	22 • 5339
11.5	22 • 542 1	22.5422
11.75	22.5504	22.5525
12	22.5508	22 • 55#8
12.25	22.5612	22.5072
12 • 5	22.5750	22.575b
12 • 75	22.584	22 • 58 4
13	22 • 5925	22 • 59 2 5
13.25	22.501	22.641



```
Calculated Y
                 Value of Y
Value of X
  13.5
                   0 F 8 0 + 2 5
                                     22.0095
  13.75
                   22.6182
                                     22.5181
  14
                   22 • 62 63
                                     22.6267
  14.25
                   22 • 6355
                                     22 - 53 54
  14.5
                   22.6443
                                     22.6441
  14.75
                   22.553
                                     22.6529
  15
                   22 . no 10
                                     22.5517
  15.25
                   22 - 7. 7
                                     22.5780
  15.5
                   22.071h
                                     22.5795
  15.75
                   22 . 2340
                                     62 . 20 35
  10
                   22.5475
                                     26.8375
  10.25
                   22 - 7007
                                     22 - 7200
  10.5
                   22 • 71 20
                                     22.7153
                   22 . 725
  10.75
                                     22.7251
  17
                   22 . 73 43
                                     22.7344
  17.25
                   22.7430
                                     c2.7435
  17.5
                   22 - 753
                                     22 - 7532
  17.75
                   22.7625
                                     22.7027
  10
                   22 • 7721
                                     22.7724
  13.45
                   22.7910
                                     22.7321
  18.5
                   22 - 7916
                                     22 - 7310
                                     22.3217
  10.75
                   22-3015
  19
                   22 - 3115
                                     22.8115
  13.25
                   22.8210
                                     22.3217
  19.5
                   22.8319
                                     22.8318
  13.75
                   22 • 9 423
                                     22.842
  21
                   22 . 3529
                                     22 • 2 5 2 3
```

THE SUM OF THE SOUARE OF THE ERRORS = 9.76/91E-7

[IME: 2.92 SECS.

₹ EA DY



OUTPUT OF SOURCE FOLLOWER AS A FUNCTION OF CHANNEL VOLTAGE IN CCD

CHANNEL	OUTPUT	IN
VOLTAGE	VOLTAGE	SATURATION
VOLTAGE -10 -10 - 25 -10 - 75 -10 - 75 -11 -11 - 25 -11 - 5 -12 - 12 - 5 -12 - 5 -12 - 75 -13 -13 - 25 -13 - 5 -13 - 75 -14 -14 - 25 -14 - 75 -15 -15 - 15 -15 - 75 -16 -16 - 25		
-16 • 75	-14.9778	Y ES
-17	-14.9842	Y ES
-17 • 25	-14.9946	Y ES
-17 • 5	-14.9971	Y ES
-17 • 75	-11.4437	Y ES
-18	-11.413	Y ES
-18 • 25 -18 • 5 -18 • 75 -19 -19 • 25 -19 • 5 -19 • 75 -20	-11 • 0 1 7 -11 • 0 2 3 7 -11 • 0 3 0 5 -11 • 0 3 7 3 -11 • 0 4 4 2 -11 • 0 5 1 2 -11 • 0 5 3	Y ES Y ES Y ES Y ES Y ES Y ES Y ES

TIME: 1-02 SECS.



PEAK SYSTEM OUTPUT VOLTAGE

As a Function of

PEAK CHANNEL POTENTIAL ADJACENT TO THE OUTPUT DIODE

(Least Squares Curve Fit)

BIDL02 MM:11 05-DEC-75

OUTPUT VOLTAGE FROM MOSFET SOUNCE FULLOWER AS A FUNCTION OF CHANNEL VOLTAGE.

POLYNOMIAL CURVE FIT:

Y=(110・570)+(2・72134E-2)*x+ (-4・37656E-4)*X↑2+・・・ +(1・77696E-5)*X↑3+(カ)*X↑4+・・・ +(カ)*X↑5+(ハ)*X↑6+・・・ +(カ)*X↑7+(カ)*X↑8+・・・ +(カ)*X↑9

DATA POINTS AND CALCULATED VALUES OF Y

VALUE OF X	VALUE OF Y	CALCULATED Y	
11	10.8182	10.3182	
10.25	10.3239	10.4238	
18.5	10.8295	10.8295	
1ช่ ∙ 75	14.8352	14.8351	
1 1	14.8493	11.3408	
11.25	18.8465	10 -3465	
11.5	10 -3 522	14.8522	
11 • 75	10.8579	10.3579	
12	10 •8 63 b	18.8636	
12 • 25	10.8693	10.8694	
12 • 5	14.8751	10.8751	
12 • 75	10.8809	14.8809	
13	14.8867	10.8867	
13 • 2 5	10.8925	14.8926	



Value of X	Value of Y	Calculated Y
13 • 5	10.8984	10.8984
13 • 75	14-9443	10.9043
1 4	10.9102	10.9102
14.25	10.9162	11.9162
14.5	14.9221	16.9222
14 • 75	11.9282	14.9202
15	10.9342	10.9342
15.25	11.9403	14.3443
15.5	10.9465	14.3404
15 • 75	1ท • 9 52 ก	14.9526
16	10 • 9 5 8 3	14 • 9 508
16 • 25	10.9651	10.9651
16 • 5	10.9714	10.9714
16 • 75	10.9778	18.9777
17	10 -90 42	10.7541
17.25	10.9996	14.2340
17.5	10.9971	10.9971
17 • 75	11.0037	11.0036
18	11.0103	11.0103
18 • 25	11 • 11 7	11.0169
18 • 5	11.4237	11.0237
18 • 75	11.0305	11.9305
19	11.4373	11.0373
19 • 25	11.0442	11.1442
19 • 5	11.4512	11.4512
19 • 75	11.0582	11.7583
24	11.0653	11 • 7 654
		11-7007

THE SUM OF THE SOUARE OF THE ERRORS = 7.70513E-8

TIME: 2.88 SECS.

READY



```
1001
      NAME -- BIDLAT
1121
1201
      DESCRIPTION -- SOLVES THE INITIAL VALUE PROBLEM.
13% 1
1401
        Y != F( ( ) Y > Z )
150 1
       WHERE: X = G(T)
160'
                 4Y=(61)Y
                 Z(T)=X'
1701
1801
19%1
      SOURCE -- RUNGE - KUITA (FOURTH ORDER ACCURACY)
2001
2101
      INSTRUCTIONS -- THE INTEGRATION STEP IS H. AND THE
2201
      SOLUTION IS TABULATED OVER THE INTERVAL TWO=1>=6.
2341
      IN STEPS OF SIZE L.
2441
2501
      THE FOLLOWING PROGRAM INPUTS ARE REDUIRED:
2 DX 1
             PRINT "DESIRED OUTPUT TITLE"
2701
        518
1885
        530
             DEF FNF( ( ) Y , Z ) = [ * * * * * ]
2901
        610
             DATA TO, YOU B
3001
        620
            DATA no L
3141
        640
            LET M=V . W OR 1.2
3201
             DEF FNG( 1) =[ **** 3
        bro
3301
      THE OUTPUT WILL BE THE TABULATION OF IX XX AND Y FROM
3401
3501
      IN IC B. IF M=0.2. IF M=1.2 IS SELECTED, THE VALUES
      OF X' AND Y' WILL ALSO BE TABULATED.
3601
3701
3801
      FOR MODIFICATIONS OF THE PRINT ROUTINE, FOR EXAMPLE TO PLOT
3901
      THE SOLUTION RATHER THAN TO TABULATE ITS VALUES. THE FOLLOWING
4401
      LINES, AT LEAST, SHOULD BE MODIFIED:
4101
            PRINT "VALUE OF T", "VALUE OF X", "VALUE OF Y"
4241
        8 5 W
4301
        860
            PRINT
449 1
        900
            PRINT TO KO Y
4501
        1460 PRINT T, X3, Y7
469 1
470 1
4801
      * * * * * * * MAIN PROGRAM * * * *
4901
500
         REM INSERT THE PRINTOUT TITLE.
     PRINT "CCD OUTPUT DEODE RESPONSE TO A STEP FUNCTION INPUT"
510
511
     PRIMI
         REM
               DEFINE THE DIFFERENTIAL EQUATION.
520
530
     DEF FNF(X,Y,Z)
       LET C=1.4755E-14/SOR(ABS(X-Y))
540
550
       LET D=2.951E-15/SOR(ABS(Y+25.3))
Sov
       LET F=C+Z-(2.0E-10)+Y
570
       LET G=C+D+1+618E-13
       FNF = F/G
580
```



```
530
     FNEND
600
         REM INSERT ITERATION AND TABULATION DATA.
610 DATA 1.4985E-5, -24.3, 4.7815E-5
     DATA 5.0E-9, 1.0E-6
620
         REM SPECIFY THE TYPE OF OUTPUT.
63 W
040
     LET M=0.0
650 READ TU, Y, B, H, L
      LET E=1.0/L
660
670
       LET 1=10
689
       . REM DEFINE THE DRIVING FUNCTION
669
     DEF FNG(1)
700
       FNG=-25.0
710
       IF T<15.0E-6 THEN 740
721
       1F T>47.0E-6 THEN 740
730
       FNG=-12 . 2
740 FNEND
       1F (5-10)*H>0.0 THEN 770
750
760
       LET H=-H
770
      1F (B-Tu) + L>d + A THEN 790
      LET L=-L
700
790
       LET X=FNG(T)
       LET Z=(FNG(I+H/2)-FNG(I-H/2))/H
300
810
        REM PRINT INITIAL CONDITIONS .
      IF M=0.0 THEN 850
320
      PRINT " T
                    ngn x ngn y ngn x1
830
                                                    и, и ут
840
       GO TO 868
       PRINT "VALUE OF I" , " VALUE OF X" , " VALUE OF Y"
d 5v)
800
878
      IF M=0 .0 THEN 900
      PRINT I, X, Y, Z, FNF(X,Y,Z)
468
890
       GO TO 910
       PRINT TO XO Y
606
910
       60 10 1090
         REM PERFORM THE SASIC ITERATION.
920
930
     LET Z=(FNG(T+H/2)-FNG(T-H/2))/H
       LET x=FNG(I)
940
950
       LET A1=FNF(X+Y+Z)
960
      LET Z1=(FNG(T+H)-FNG(T))/H
170
      LET X1 = FNG(T+H/2)
480
      LET Y1=Y+H+K1/2
      LET K2=FNF(X1,Y1,Z1)
490
      LET Y2=Y+H*K2/2
1000
1010
      LET K3=FNF(X1,Y2,Z1)
      LET Y3=Y+H*K3
1020
1030
      LET x2=FNG(T+H)
1040
      LET Z2=(FNG(T+3*H/2)-FNG(T+H/2))/H
1050
      LET K4=FNF(x2, Y3, Z2)
1060 LET Y=Y+H*(K1+2*K2+2*K3+K4)/6.0
1070 LET 1=1+H
1080
         REM CHECK TO SEE IF IT'S TIME TO PRINT OUT.
1090
       IF ( [+H-8) *SGN(L)+1.0E-9>=0.0 THEN 1120
1100
      LFI K=I+H
       GO TO 1134
1110
```



```
1120
      LEI K=B
      LET A=INT(E*R)/E+L*(SGN(H)-1.0)/2
1130
1140
      IF (A+L-H) +SGN(L) -1 . 7E-9>=0.0 THEN 1160
1150
      LET A=A+L
1160
      IF (I-A) +SGN(L)+1.0E-9>=0.0 THEN 1190
1170
      LET 0=4
1100
      60SUB 1270
1190
      IF R=8 THEN 1228
      GO TO 930
1200
       . REM ARE WE DONE YET?
1210
1220
       IF ABS(R-A) < 0 . 5E-9 THEN 1250
1230
       LET 0=R
.1240
       GOSU5 1270
1250 STOP
1260
        REM ITERATION AND PRINTOUT SUBROUTINE.
1278 LET H1=0-1
1200
      LET Z3=(FNG(T+H1/2)-FNG(T-H1/2))/H1
1290
       LET X3=FNG(T)
1300
      LET K5=FNF(X3,1,Z3)
1310
      LET Z4=(FNG(T+H1)-FNG(T))/H1
1321
      LET X4=FNG(T+H1/2)
      LET Y4=Y+H1+K5/2
1330
1340
     LET K6=FNF(X4,Y4,Z4)
1350
      LET Y5=Y+H1*K6/2
      LET K7=FNF(X4,Y5,Z4)
1360
1370
      LET Y6=Y+H1*K7
1380
      LET X5=FNG(T+H1)
1390
      LET Z5=(FNG(T+3*H1/2)+FNG(T+H1/2))/H1
1400
      LET K8=FNF(X5,Y6,Z5)
      LET Y7=Y+H1*(K5+2*A6+2*K7+K8)/6.8
1410
      IF M=0.0 THEN 1460
1420
      LET 0=(Y7-Y)/H1
1430
1440
      PRINT 1, x3, Y7, Z3, 0
1450
      GO TO 1478
1460
      PRINT I+ X3+ Y7
1470
     RETURN
1480
      END
```

READY



```
DI DLW 1A
```

```
23:53
```

V3-DEC-75

```
1001
     NAME -- BIDLU 1A
1101
      DESCRIPTION -- A MODIFICATION OF BIDLWI. THIS PROGRAM SOLVES
1201
1301
     THE INITIAL VALUE PROBLEM DEFINED FOR BIDLATO IN THIS CASE,
      THE MAXIMUM INPUT VOLTAGE LEVEL IS INCREASED FROM 10 VOLTS
1401
1501
     TO 20 VOLTS IN STEPS OF 0.25 VOLTS. THE PEAK OUTPUT VOLTAGE
1601
      IS PRINTED ALONG WITH THE CORRESPONDING INPUT VOLTAGE.
1701
     THESE VALUES PERMIT A DETERMINATION OF LINEARITY FOR THE
180'
      SAMPLED OUTPUT REPRESENTED BY THE OUTPUT PULSE.
1901
2001
2101
                 * * * MAIN PROGRAM * * *
2201
234
        KEN INSERT THE PRINTOUT TITLE.
240
     PRINT "PEAK OUTPUT DIODE VOLTAGE AS A FUNCTION OF"
250
     PRINT "
                     PEAK CHANNEL VOLTAGE"
     PKINI
200
271
     PRINT "
              X PEAK "," Y PEAK
280
         KEM DEFINE THE DIFFERENTIAL EQUATION.
290
     DEF FNF(X,Y,Z)
300
       LEI C=1.4755E-14/SOx(ABS(X-Y))
310
       LET 0=2.951E-15/SOK(ABS(Y+25.0))
320
       LET F=C+Z-(2.0E-10)+Y
330
       LET G=C+D+1.618E-13
344
       FNF = F/G
350
     ENEND
360
     FUR 1=10.4 TO 20.0 STEP 0.25
         REM INSERT ITERATION AND TABULATION DATA .
370
380
       LET 10=1.4985E-5
390
      LET Y=-24.0
      LET ==4.6985E-5
400
410
       LEI H=5.0E-9
420
       LET L=4.6985E-5
430
       LEI E=1.0/L
       LET T=TO
444
450
         REM DEFINE THE DRIVING FUNCTION
     DEF FNG(1)
460
471
       FNG=-25.0
480
       1+ T<15.0E-6 THEN 510
490
       IF T>47.0E-6 THEN 510
BUC
       FNG=-1
510
     FNEND
520
      IF (8-10) + H>0 + 7 THEN 540
530
       LET H=-H
540
      IF (3-10) *L>0.0 THEN 560
550
      LET L=-L
```



```
500
       LET X=FNG(T)
       GO TO 750
570
580
               PERFURM THE BASIC ITERATION.
590
     LET Z=(FNG(T+H/2)-FNG(T-H/2))/H
       LET X=FNG(I)
600
610
       LET K1=FNF(X+Y+Z)
       LET Z1=(FNG(T+H)-FNG(T))/H
620
630
       LET X1 = FNG(T+H/2)
       LET Y1=Y+H+K1/2
640
       LET K2=FNF(X1,Y1,Z1)
650
       LET Y2=Y+H*N2/2
664
070
       LET K3=FNF(X1,Y2,Z1)
       LET Y3=Y+H*K3
000
       LET XZ=FNG(T+H)
Oto
700
       LET Z2=(FNG(T+3*H/2)-FNG(T+H/2))/H
       LET K4=FN+(X2,Y3,Z2)
710
720 LET Y=Y+H+(A1+2+A2+2+A3+A4)/6+2
730 LET T= T+H
         REM CHECK TO SEE IF IT'S TIME TO PRINT OUT.
740
750
      IF (I+H-B) +SGN(L) +1.0E-9>=1.0 THEN 700
700
      LET R=I+H
771
       60 10 790
      LET K=0
780
790
      LET A=INI(E*H)/E+L*(SGN(H)-1+0)/2
      IF (A+L-R) +SGN(L)-1+3E-9>=0.0 IHEN 820
300
310
      LET A=A+L
      IF (I-A) + SGN(L) + 1 + DE-9>= 0 + D THEN 850
326
830
      LET 0=A
8 40
      GUSUB 940
      IF RED THEN 888
85w
      60 10 590
959
             ARE WE DUNE YET?
8 78
        REM
      1F ABS(K-A) < 0.5E-9 THEN 910
800
BEB
      LET 0=R
      G05UB 944
NAF
910
     NEXT
920
     STOP
              ITERATION AND PRINTOUT SUCKOUTINE.
930
        KEM
940 LET H1=Q-T
      LET Z3=(FNG(I+H1/2)-FNG(I-H1/2))/H1
350
960
      LET x3=FNG(T)
      LET K5=FNF(X3,Y,Z3)
970
      LET Z4=(FNG(T+H1)-FNG(T))/H1
98B
334
      LET X4=FNG(T+H1/2)
      LET Y4=Y+H1*K5/2
1000
1010
      LET K6=FNF(X4,Y4,Z4)
1020
      LET Y5=Y+H1*K6/2
```



```
1030 LET K7=FNF(X4,Y5,Z4)

1040 LET Y6=Y+H1*K7

1050 LET X5=FNG(T+H1)

1060 LET Z5=(FNG(T+3*H1/2)-FNG(T+H1/2))/H1

1070 LET K8=FNF(X5,Y6,Z5)

1000 LET Y7=Y+H1*(K5+2*K6+2*K7+N0)/6.0

PRINT X3, Y7

1100 KETURN

1110 END
```

HEAUY



```
LIST
```

510 ' 520 '

```
DIDLOZ
                            04-DEC-75
              01:02
1001
      NAME -- BIDLM2
1101
1201
      A PROGRAM TO FIT A CURVE THROUGH A SET OF DATA
1301
      BY THE METHOD OF LEAST SOUARES.
1401
150 1
      N INDICATES THE TYPE OF CURVE TO BE USED TO FIT THE DATA.
1001
1701
        THE POWER FUNCTION Y=4*XTS WILL BE SELECTED IF N=0.
1501
1301
        THE EXMONENTIAL FUNCTION Y=2*EXP(5*X) WILL BE SELECTED IF N=1.
2001
2101
        THE POLYNOWIAL Y=C(1)+C(2)*X+C(3)*X12+...+C(10)*X19 WILL SE
        SELECTED IF N EXCEEDS 1. (N WILL INDICATE THE DEGREE OF THE
2201
2301
        MOLYNOMIAL. FOR EXAMPLE, N=3 INDICATES A SECOND-DEGREE MULY-
                NOTE THAT A IS THE NUMBER OF CONSTANTS IN THE
2401
2501
        POLYNOHIAL -- HENCE, N CANNOT EXCEED TEN.
2001
2701
      THE PROGRAM REQUIRES THE FOLLOWING INPUTS:
280 1
2901
        570
               LET M=[***]
                             THE NUMBER OF DATA PAIRS , NOT TO
                             EXCEED 100 POINTS .
3001
3101
                             THE TYPE OF CURVE TO SE FITTED AS
        580
               LF! N=[ ++ ]
3201
                             DISCUSSED ABOVE. N CANNOT EXCEED
330 1
                             10 OR M WHICHEVER IS SMALLER.
3401
        590
                            THE DESIRED OUTPUT FORM, 1 OR 2.
               LET 10=[*]
             DATA X(1), Y(1), X(2), Y(2) THE DATA TO BE FITTED
3501
        600
3001
                         10
                                            IN PAIRS + X AND Y + AS
                                            MANY AS WILL HIT A LINE.
3 70 1
             DATA X(M) + Y(M)
        700
               PRINT "THE TITLE DESIRED ON THE OUTPUT PRINTOUT"
3301
        710
1065
      WITHIN THE PROGRAM: THE FOLLOWING DATA IS CONTAINED:
4001
410 '
        A(1,J)=THE COEFFICIENTS OF THE UNKNOWN CONSTANTS
4201
        C(J) = THE UNKNOWN CONSTANTS THAT DEFINE THE FITTED CURVE.
4301
4401
        D(J) = THE RIGHT HAND TERMS OF THE SIMULTANEOUS EQUALITIES.
4501
      IF 10 IS 1.0. THE UNKNOWN CONSTANTS AND THE DATA PULNTS ARE
4601
      PRINTED OUT. IF IN IS 2.7. THE SYSTEM OF LINEAR EQUATIONS
4701
      IS PRINTED, AS WELL AS THE UNKNOWN CONSTANTS AND THE DATA
4001
4901
      POINTS . THE SUM OF THE SQUARES OF THE ERRORS IS ALWAYS
5001
      PRINTED.
```



```
5301
                        * * MAIN PROGRAM *
5401
556
     Ulm A(10,10), C(10), D(10), X(100), Y(100)
         KEM KEAU INPUT DATA .
500
570
       LET H=41
580
       LET N=4
530
       LET 10=1
     DATA 10.0, 22.4928, 14.25, 22.5010, 10.5, 22.5091, 16.75, 22.5173
600
610
     UATA 11.7, 22.525h, 11.25, 22.5338, 11.5, 22.5421, 11.75, 22.5544
     UATA 12.4, 22.5558, 12.25, 22.5672, 12.5, 22.5756, 12.75, 22.5040
060
     UATA 13.4, 22.5925, 13.25, 22.6014, 13.5, 22.6046, 13.75, 22.6162
631
     UATA 14.0, 22.6260, 14.25, 22.6355, 14.5, 22.6443, 14.75, 22.653d
043
     DATA 15.0, 22.6618, 15.25, 22.6707, 15.5, 22.6796, 15.75, 22.6988
650
660
     04 TA 16.4, 22.6976, 10.25, 22.7067, 16.5, 22.7158, 10.75, 22.7250
     DATA 17.0, 22.7343, 17.25, 22.7436, 17.5, 22.7530, 17.75, 22.7525
070
2000
     DATA 10.4, 22.7721, 18.25, 22.7818, 18.5, 22.7918, 18.75, 22.4815
     UATA 19.7, 22.8115, 19.25, 22.8216, 19.5, 22.8319, 19.75, 22.5423
620
700
     UATA 20 . 0 , 22 . 8 524
710
       rathi "Object vollage as a runction or theut vollage"
160
       ral vi
130
     FUR A=1 10 m
740
       KEAU X(N)
750
       HEAL I(A)
700
     MEXI A
770
         REM CALCULATE EDUCARTIMMS OF THEUT URDINATE DATA FE
         REM FOREN ON EXPONE TIAL BURVE IS FEING HITTEU.
701
730
       1+ N>=2 .V IHE: 370
     FUR 4=1 10 4
800
       1 + Y(A)>V +7 THEN 250
310
       PRINT "NEGATIVE VALUES FOR Y: CANNOT USE A FOWER FORSILOR OR"
326
       PRINT "AN EXPUNENTIAL FITO"
331
540
       STUP
350
       LET Y(n) = LUG(Y(n))
     WEXT N
300
         KEN CALCULATE LOUARTIMES OF LAPOLISSA LATA
3 /1
         REA IF 4 PUMER CURVE IS SELIC FLITED.
ರದಿ ಶ
       IF N=1.0 IHEN 978
カナガ
     FUR K=1 19 .
3 .
       1r x(n)>0.0 Inf. 940
910
       FRILL "NEGATIVE VALUES FOR X: CANNOT USE A FUREM FIRE HIGH HITOM
360
430
       SIGE
440
       LET x(A) = LOG(X(A))
150
     NEXT K
         REM CALCULATE THE ELEMENTS OF THE 4-MAIRLY AND THE BEVENILLY.
300
370
       LEI NI=N
       IF A1>=2 . 1 THEN 1800
101
931
       LET N1=2 . 9
1800 FUR 1=1 TO VI
1818 FOR J=1 TO N1
      16 (1+J)>2.8 IHEN 1959
1/20
1/34
       LET \Delta(1,J) = M
1044
       GO TO 1494
1/150
       LET A(1+J) = 4 . ?
```



```
1000 FOR K=1 TO 4
1e70 LET 4(1,J)=4(1,J)+x(x)+(1+J-2)
1080 NEXT A
1790 NEXT J
        LET D(1) = A + 14
1100
1110 FOR K=1 TO M
       IF 1>1.0 THEN 1150
1120
1130
        LET D(1) = D(1) + Y(x)
1140
        GC FC 1150
115
        LET D(1) = D(1) + Y(n) * ((1))(1-1)
, 11 by NEXT K
1170 NEXT 1
1137
          REM WRITE THE OFTIONAL OUTPUT IF 1/1=2 .
113W
        1 F 10 < 2 • 0 THE V 1300
1200
        PRINT "COEFFICIENTS IN THE SYSTEM OF LINEAR EQUATIONS:"
1210
        FRIVI
       MAT PRINT A
1224
1230
       PRINT
       PRINT "THE RIGHT HADD COLUMN VEGTOR IS: "
1241
1250
       PRINT
       FOR 1=1 TO N1
1201
1270
        PRIVID(1)
1281
        NEXT
1240
          REM .
               SOLVE THE SYSTEM OF SIMULTANEOUS LINEAR EQUATIONS.
1300 60 505 1890
          REM WRITE THE OUTPUT.
1313
132%
        PRINT
1330 IF N>=1.0 THEN 1370
1340
        LET C\emptyset = EXP(C(1))
1350
        PRINT "HOWER FUNCTION CURVE FIT: Y=":Co: "* < t"; C(2)
1360 60 TO 1530
1370 IF N>1.0 [HEN 1410
        LET CA=EXP(C(1))
138%
1390
       PRINT "EXPONENTIAL CURVE FIT: Y=":00:"*EXP(":0(2):"*x)"
1444 60 10 1530
1410 IF N=18.0 IHEN 1464
      LET N2=1,+1
1420
1430 FUR 1=42 [0 10
1440
       LE[ C(|)=0.00.
1450 YEXT 1
1460
       PRINT "PULYNOMIAL CURVE FIT:"
1414
        PalNI
1488
        PRINT = (\#; C(1); \#) + (\#; C(2); \#) * X + (\#; C(3); \#) * X ? 2 + * * * * #
149 /
        PKINI "
                            +(";C(A);")*X T3+(";C(5);")*X T4+ • • • "
1500
       PHINI "
                            +(":C(h);")*x 15+(";C(7);")*x 10+***
1514
                            +(";C(d):")*x?7+(";)(4);")*x^b+..."
       PRINT "
1524
                            +(";C(1VI);")*X19"
        PRINT "
1530
        PRINT
          REM
                WRITE OUT THE INPUT VALUES OF X AND Y. AND THE
1540
1550
          REM CORRESPONDENG CALCULATED VALUES OF Y.
15 bil
        IF N>=2 . THEN 1640
1578 FUR K=1 TO M
       LET Y(K) = EXH(Y(K))
1580
1590 NEXT K
```



```
1000
                            IF N=1.0 THEN 1640
1610 FUR K=1 TO M
1620
                            LET X(K) = EXP(X(K))
1630 NEXT K
                            FRINT "DATA POINTS AND CALCULATED VALUES OF Y"
1644
1050
                            PHINI
                            PRINT "VALUE OF X", "VALUE OF Y", "CALCULATED Y"
1669
                            PRINT
1670
1680
                            LET SU=U.V
1690 FOR K=1 TU 4
                           IF N>=1.8 THEN 1732
1700
1710
                            LET Z4=Cd+x(n)+C(2)
1726
                            GU TU 1812
1730
                            IF N>1.0 THEN 1760
1740
                            LET Z4=0/* E = P(C(2) * X(K))
1750
                            GO TO 1814
                            LET Z=C(1)+C(2)+\lambda(A)+C(3)+\lambda(A)+C(3)
1768
1770
                            LET Z1=C(4)*x(A)13+C(5)*x(n)14
1700
                           LET 22=3(b) *X(K) 15+0(7) *X(K) 16
1790
                            LET 23=C(8) * X(K) +7+C(y) * X(K) +8
1500
                            18 1W
                            LET SU=SU+(Z4-Y(N))+2
                            PRINT X(K), Y(K), Z4
1320
1834 NEXT N
1849
                                                    ARITE THE ERROR BETWEEN INPUT AND CALCULATED PULNIS.
                                     REA
1000
                            PRIME
1860
                            PRINT "THE SUM OF THE SOUARE OF THE ERRORS ="; SW
1078 STUP
1986
                                    REM
                                                    SUBROUTINE TO SCLVE SIMULTANEOUS LINEAR EQUATIONS.
109% FOR 1=1 10 N1
1900 FOR K=1 TO N1
1910
                         IF K=1 THEN 2000
1921
                            LET CD=-A(K,1)/4(1,1)
1930 FUR J=1 TO N1
                            LEI \Delta(N+J)=\Delta(N+J)+CO+\Delta(1+J)
1940
                            IF J=1.0 THEN 1970
1950
1960
                             60 TU 1301
1970
                            LET A(K,J)=0.0
1980 NEXT J
1990 LET D(K)=D(K)+C0+D(T)
2000 NEXT X
2110
                   LET C0=A(1+1)
2020 FOR J=1 TO VI
0.0 \times 0.0 
2040 NEXT J
2250
                            LET A(1,1)=1.0
                            LET D(1)=D(1)/CA
2000
2070 NEXT 1
2080 FUR I=1 TO N1
                   LET C(1)=D(1)
2090
2180 NEXT 1
2110 RETURN
2128 END
```



```
51JL/3 23:19
```

#4-DEC-75

```
1001
     NAME - - 3 LOLV3
1101
1201
     DESCRIPTION--A PROGRAM TO EVALUATE THE OUTPUT VOLTAGE
1301
      OF A MOSFET SOURCE FOLLOWER WITH THE INPUT FROM A
14.11
      CCD CHANNEL THROUGH A REVERSE STASED DIODE. THE CCO
      CHANNEL VOLTAGE WILL BE X+ THE INPUT TO THE SOURCE
15V
      FOLLOWER WILL BE VI? THE OUTPUT OF THE SOUNCE FOLLOWER
1601
1781
      15 Y .
1411
7301
      THE MOSFET INFUT VOLTAGE IS APPROXIMATED BY THE
2111
      PULYNOWIAL RELATIONSHIP:
2111
2211
       V1=-(11+=1*x+01*x12+01*x12)
2341
2401
     THE MOSHET DRAIN-SOURCE CURRENT IS APPROXIVATED BY:
252º
25%1
       I = -K * (V1 - Y - VV) \Upsilon 2
2711
2301
      AHERE:
2901
              A = THE GAIN MARAMETER IN AMPERE/VOLITE
3001
              VZ = THE THRESHOLD VOLTAGE IN VOLTS
3121
3201
      THE SOURCE FOLLOWER LOAD RESISTANCE IS R.
3301
3401
35/1
              * * * * * MAIN PROGRAM * *
3601
     PRINT "OUTPUT OF SOURCE FOLLOWER AS A FUNCTION OF"
370
                 CHANNEL VOLTAGE IN CCO.
380 PHINT "
390
    LK I W I
AND PRINT "CHANNEL", "OUTPUT "," IN"
410 PRINT "VOLTAGE", "VOLTAGE", "SATURATION"
42 VI
    PHINT
430
      1FT K=2.2032E-6
       LET V# =-1 - 76466
444
450
      LET R=5.4E 4
       LET 41=22 . 150
46W
470
       LET B1=3.8094E-2
       LEI C1=-n-15105E-4
48 V
       LET 01=2 -33133E-5
4911
       LEI E=-25.4
5418
    FOR X=10 10 20 STEP 8.25
510
52w
      LET 02=D1*x+01
       LET 82=02*X+81
53.8
544
       LET V1=92 * x + A 1
550
       LET V1=-V1
```




```
56V
       LET 8=2*(V8-V1)+1.8/(A*K)
510
       LET C=V112+V012-2*V1*V0
5d 0
       LET X1 = -x
590
       LET Y=50R(B12+4+0)
500
       K. S/(Y+c-)=Y
       LET L=AdS(V1-Y-VA)
214
1150
       LET J=ASS(E-Y) .
       IF L<=J THEN 660
631
640
       PRINT X1, Y, "NO"
65W
       GO TO 670
       PRINT X1, Y, "YES"
660
6711
     NEXT X
     STOP
989
uto
     END .
```

K EA ÚY



BIBLIOGRAPHY

- Boyle, W. S. and Smith, G. E., "Charge-Coupled Semiconductor Devices," <u>Bell System Technical Journal</u>, Briefs 49, p. 587, 1970.
- 2. Air Force Cambridge Research Laboratory AFCRL-71-0121, Scientific Report No. 2, Charge-Coupled Circuits, by W. F. Kosonocky, February 1971.
- Amelio, G., <u>A Little Bit on Charge-Coupled Devices</u>, paper presented at IEEE Electron Devices Meeting, Washington, D. C., 11 October 1971.
- Kosonocky, W. F. and Carnes, J. E., "Charge-Coupled Digital Circuits," <u>IEEE Solid State Circuits</u>, v. 6, p. 314, 1971.
- 5. National Aeronautics and Space Administration Contractor Report 2148, Two-Phase Charge-Coupled Device, by W. F. Kosonocky and J. E. Carnes, p. 31, January 1973.
- 6. Grove, A. S., Physics and Technology of Semiconductor Devices, Chapter 12, Wiley, 1967.
- 7. American Micro-Systems, Inc., MOS Integrated Circuits, p. 69-79, Van Nostrand, 1972.
- 8. Fitchen, F. C., <u>Electronic Integrated Circuits and Systems</u>, p. 50, Van Nostrand, 1970.



INITIAL DISTRIBUTION LIST

		No. Copies
1.	Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2.	Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3.	Department Chairman, Code 52 Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	2
4.	Assoc. Professor T. F. Tao, Code 52 TV Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	10
5.	LCDR M. D. Biddle, USN 4702 23rd Parkway, Apt. 8 Temple Hills, Maryland 20031	3



Thesis

B5115 Biddle

c.1 Charge-coupled de
vices for analog sig
nal processing -
a circuit study.

thesB5115
Charge-coupled devices for analog signal

3 2768 001 03640 3
DUDLEY KNOX LIBRARY